Phosphorus monolayer doping (MLD) of silicon on insulator (SOI) substrates by Kennedy, Noel et al.
UCC Library and UCC researchers have made this item openly available. Please let us know how
this has helped you. Thanks!
Title Phosphorus monolayer doping (MLD) of silicon on insulator (SOI)
substrates
Author(s) Kennedy, Noel; Duffy, Ray; Eaton, Luke; Garvey, Shane; Connolly,
James; Hatem, Chris; Holmes, Justin D.; Long, Brenda
Publication date 2018-08-06
Original citation Kennedy, N., Duffy, R., Eaton, L., O'Connell, D., Monaghan, S.,
Garvey, S., Connolly, J.,Hatem, C., Holmes, J. D. and Long, B.  (2018)
'Phosphorus monolayer doping (MLD) of silicon on insulator (SOI)
substrates', Beilstein Journal of Nanotechnology, 9, pp. 2106-2113. doi:
10.3762/bjnano.9.199
Type of publication Article (peer-reviewed)
Link to publisher's
version
https://www.beilstein-journals.org/bjnano/content/pdf/2190-4286-9-
199.pdf
http://dx.doi.org/10.3762/bjnano.9.199
Access to the full text of the published version may require a
subscription.
Rights © 2018 Kennedy et al.; licensee Beilstein-Institut. This is an Open
Access article under the terms of the Creative Commons Attribution
License (http://creativecommons.org/licenses/by/4.0). Please note
that the reuse, redistribution and reproduction in particular
requires that the authors and source are credited. The license is
subject to the Beilstein Journal of Nanotechnology terms and
conditions: (https://www.beilstein-journals.org/bjnano) The
definitive version of this article is the electronic one which can be
found at: doi:10.3762/bjnano.9.199
http://creativecommons.org/licenses/by/4.0
Item downloaded
from
http://hdl.handle.net/10468/6686
Downloaded on 2019-04-19T20:36:18Z
2106
Phosphorus monolayer doping (MLD) of silicon on
insulator (SOI) substrates
Noel Kennedy1, Ray Duffy*2, Luke Eaton1, Dan O’Connell2, Scott Monaghan2,
Shane Garvey2, James Connolly3, Chris Hatem4, Justin D. Holmes1,5
and Brenda Long*1,2
Full Research Paper Open Access
Address:
1School of Chemistry, University College Cork, Cork, Ireland, 2Tyndall
National Institute, Lee Maltings, Cork, Ireland, 3Applied Materials, Lee
Maltings, Cork, Ireland, 4Applied Materials, Gloucester,
Massachusetts, USA and 5CRANN@AMBER, Trinity College Dublin,
Dublin 2, Ireland
Email:
Ray Duffy* - ray.duffy@tyndall.ie; Brenda Long* - brenda.long@ucc.ie
* Corresponding author
Keywords:
CMOS; doping; monolayer; silicon; silicon on insulator (SOI)
Beilstein J. Nanotechnol. 2018, 9, 2106–2113.
doi:10.3762/bjnano.9.199
Received: 14 February 2018
Accepted: 22 July 2018
Published: 06 August 2018
This article is part of the thematic series "Metrology and technology
computer aided design for the sub-10 nm technology node".
Associate Editor: N. Motta
© 2018 Kennedy et al.; licensee Beilstein-Institut.
License and terms: see end of document.
Abstract
This paper details the application of phosphorus monolayer doping of silicon on insulator substrates. There have been no previous
publications dedicated to the topic of MLD on SOI, which allows for the impact of reduced substrate dimensions to be probed. The
doping was done through functionalization of the substrates with chemically bound allyldiphenylphosphine dopant molecules.
Following functionalization, the samples were capped and annealed to enable the diffusion of dopant atoms into the substrate and
their activation. Electrical and material characterisation was carried out to determine the impact of MLD on surface quality and acti-
vation results produced by the process. MLD has proven to be highly applicable to SOI substrates producing doping levels in excess
of 1 × 1019 cm−3 with minimal impact on surface quality. Hall effect data proved that reducing SOI dimensions from 66 to 13 nm
lead to an increase in carrier concentration values due to the reduced volume available to the dopant for diffusion. Dopant trapping
was found at both Si–SiO2 interfaces and will be problematic when attempting to reach doping levels achieved by rival techniques.
Introduction
Aggressive device scaling in the sub-20 nm region has resulted
in a number of techniques that were previously essential being
deemed detrimental to current and future device production.
Semiconductor substrates require doping to reduce their resis-
tivity and enable their use in electronic devices such as metal-
oxide semiconductor field-effect transistors (MOSFETs). Tradi-
tionally, ex situ doping was carried out using ion implantation,
which suffers from several downsides when used on sub-10 nm
devices and with three-dimensional architectures [1,2]. The
main issues with ion implantation are that it introduces crystal
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damage that cannot be annealed out of these extremely small
sub-10 nm devices, and that it is unable to conformally dope
three-dimensional nanostructures due to the directionality of the
technique. Ion implantation operators have devised several
methods to counter these issues such as hot implantations but
have shown only moderate success [3,4].
The introduction of crystal damage has major consequences
when preparing devices for applications in the electronics
industry such as CMOS. The short-channel effect (SCE)
becomes more profound with reduced device dimensions and
when combined with crystal damage leads to high leakage
currents, which result in elevated power consumption. There-
fore, it is essential for future device scaling that a means of
damage-free, conformal doping is established, and this is where
monolayer doping (MLD) appears to have potential to succeed.
MLD was pioneered by Javey and co-workers [5] in 2008 and
has subsequently been used to dope multiple substrate types
such as silicon [5-8], germanium [9-11] and others [12]. MLD
involves the use of surface chemistry to provide a source of
dopant atoms for diffusion into the substrate. Figure 1 shows a
schematic version of the steps involved in a MLD process. The
most commonly used reaction involves the hydrosilylation of an
allyl-containing dopant molecule by a hydrogen-terminated
silicon surface (produced using hydrofluoric acid). A capping
layer is then applied to the sample followed by thermal treat-
ment to promote diffusion of the dopant atoms into the silicon
substrate while also providing enough energy to activate them
in the crystal structure. By contrast, Ye et al. have recently pro-
posed a monolayer contact doping (MLCD) process without the
need for a capping layer [13].
Figure 1: Schematic depicting MLD processing applied to silicon on
insulator wafers. It shows monolayer formation (allyldiphenylphos-
phine dopant molecules) followed by capping and finally thermal
annealing and cap removal to provide an n-type doped silicon layer.
This paper will examine the application of phosphorus MLD to
silicon on insulator (SOI) substrates with nanoscale dimensions
(sub-66 nm silicon layer). Bulk silicon transistors encounter
difficulties when scaled below 20 nm due to SCE and signifi-
cant leakage currents, which increase their power consumption.
SOI and three-dimensional finFET structures are two means of
device scaling that are currently being pursued by the elec-
tronics community. Planar, fully depleted SOI (FD-SOI) has
been used to provide a more cost-effective scaling mechanism
than FinFET alternatives. Although initial wafer cost is higher
for SOI compared to bulk silicon, which is used in finFETs, the
further masking and etching required for fin production is both
complex and expensive. SOI allows for excellent electrostatic
control of the channel without needing to dope this channel.
Ultra-thin body SOI is also known to be high speed with low
power consumption and low parasitic capacitance [14]. SOI
doping has applications in a variety of fields including elec-
tronics, thermoelectrics and photovoltaics. MLD is capable of
damage-free source/drain doping of planar SOI. There have
been no previous publications of MLD on SOI substrates, which
due to their confined dimensions, may provide an opportunity to
limit dopant atom diffusion and therefore achieve active carrier
concentrations greater than those that would be expected in bulk
silicon.
Results and Discussion
1 × 1 cm bulk p-type silicon and SOI samples were cut, and
hydrogen-terminated using 2% hydrofluoric acid. The functio-
nalization procedure was then carried out as outlined in the Ex-
perimental section. Allyldiphenylphosphine (ADP) was used as
the dopant molecule in view of its commercially availability
and relatively small size. ADP also minimizes the possibility of
multilayer formation because it contains two unreactive phenyl
functional groups.
Initial tests were carried out to determine whether a capping
layer was necessary when carrying out phosphorus MLD. This
was done using bulk silicon samples. Electrochemical capaci-
tance–voltage (ECV) profiling is a technique that analyses the
quantity of active dopant atoms present in a substrate as a func-
tion of the depth. Figure 2 shows that the application of a
capping layer is necessary to achieve maximum dopant incorpo-
ration when carrying out P-MLD using ADP as the dopant mol-
ecule. SiO2 was chosen as capping material due to the poor
diffusivity of P through SiO2, which would favour the preferen-
tial diffusion of P into the silicon substrate. Without the protec-
tion of a capping layer the dopant monolayer is essentially
“burnt” off during high-temperature annealing. Cap removal
was carried out using a standard buffered oxide etch.
Atomic force microscopy (AFM) was used to acquire high-reso-
lution topographic images to evaluate the surface quality
throughout MLD processing. Starting wafers were of good
quality showing roughness values (RMS) below 0.2 nm
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Figure 2: Electrochemical capacitance–voltage profile showing the
impact of applying a SiO2 capping layer for the duration of the
annealing process. Both samples were annealed at 1050 °C for 5 s
(the inset shows the allyldiphenylphosphine dopant molecule).
(Figure 3). After MLD processing, the roughness values slightly
increase to approximately 0.3 nm but this may be due to small
oxide fragments on the surface, which remain from the cap
removal process. Otherwise the surface quality remains relative-
ly smooth. These values are important for both further analysis
and industrial applications of MLD on SOI. The carrier-concen-
tration analysis techniques ECV and Hall effect measurement
both require high-quality surfaces and substrates to provide
accurate data. Furthermore, from an industrial point of view it is
important that surface quality remains good to ensure repro-
ducibility over large sample quantities.
P-MLD processing was carried out on 66 nm SOI wafers
through the methods outlined in the Experimental section. The
active carrier concentration levels shown in Figure 4 approach
2 × 1019 cm−3, which correlate with the results seen during the
initial capping test carried out on bulk substrates. This data
shows that, as expected, MLD is applicable to SOI substrates. A
comparison with 13 nm substrates will demonstrate the effect of
confining the dopant diffusion.
It is also important to note that functionalization was carried out
using a low concentration of ADP (0.1 M = 2% v/v). Even at
these low levels it was found on bulk silicon substrates that
ADP produced optimal active carrier concentration levels after
processing with a functionalization of 3 h shown in Figure 5.
13 nm SOI samples were prepared and MLD-doped through the
methods outlined in the Experimental section. ECV was not
Figure 3: AFM images of (a) as received SOI (b) SOI after MLD
processing.
Figure 4: ECV plot of active carrier concentrations in a 66 nm SOI
after MLD using a 50 nm sputtered SiO2 cap and annealing at 1050 °C
for 5 s.
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Figure 5: ECV plot of active carrier concentrations using bulk silicon
samples to analyse the variation of the molecule concentration during
functionalization. A 50 nm sputtered SiO2 cap and annealing at
1050 °C for 5 s was used for all samples.
applicable to analyse active carrier concentrations present in
these samples due to their inability to etch. When etching n-type
doped semiconductors, ECV requires the application of a
voltage to draw holes to the surface and enable the dissolution
of the semiconductor into the electrolyte. Applying this voltage
near the insulator layer becomes problematic and prevents
etching and analysis in this region. Hall effect measurements
were instead used, which required careful handling during wet-
chemistry functionalization due to the precise dimensions
needed for analysis. The Hall measurement system applies cur-
rent and magnetic field and measures voltages and resistances.
It then infers mobility and carrier properties from these mea-
surements. The sheet resistivity (ρs) is directly measured first by
the four-point method, followed by the sheet Hall coefficient
(sheet Hall resistance divided by magnetic field) as measured
by Hall effect, RHS = VH/(I·B), where VH is the measured Hall
voltage, I is the applied current and B is the applied magnetic
field. Since ρs and RHS are now directly measured and
RHS = ρs·µH, we can now infer the Hall mobility, µH. The sheet
carrier concentration (ns) is obtained from RHS = hf/ns·e, where
e is the electron charge. In dc mode, the carrier type is deter-
mined by the sign of the Hall voltage (negative = n-type, posi-
tive = p-type). In ac mode, the carrier type is determined by the
phase of the Hall voltage (±180° = n-type; ±0° = p-type).
Finally, applying a known or assumed thickness can convert
these sheet properties to thickness-dependent properties.
A summary of the key data found with Hall effect analysis is
shown in Table 1 with a more comprehensive data set available
in Table S1 (Supporting Information File 1). The sheet carrier
concentration (CC, dose) values, from ac mode, are virtually the
same for both the 13 and 66 nm substrates. This is due to the
overall dose available being limited by surface coverage of the
ADP dopant molecule. Consistent dose values produced by
MLD are desirable when compared with fluctuations seen using
other techniques. However, the volume of the 13 nm samples is
significantly less than that of the 66 nm sample, which leads to
a higher carrier concentration (CC, n; concentration = dose/
thickness). This is a very positive outcome. As a result of the in-
creased carrier concentration the mobility drops, which is ex-
pected for silicon [15].
Table 1: Hall effect data of 66 nm and 13 nm MLD-doped SOI.
property unit 66 nm sample 13 nm sample
mobility µH cm2·V−1·s−1 125.72 61.79
sheet CC cm−2 2.3 × 1013 2.26 × 1013
CC, n cm−3 3.49 × 1018 1.74 × 1019
Dopant trapping
MLD is a surface-diffusion technique in which the dopant
source is applied to the substrate surface and requires further
thermal treatment to promote diffusion into the substrate and to
electrically activate these dopant atoms. Although this process
sounds trivial, there are numerous issues that can arise and
prevent the movement of the dopant into the target area. In the
case of silicon doping the most prominent issue is the silicon
oxide formation at the surface. Phosphorus diffuses through
silicon oxide significantly slower than through silicon [16,17].
Although it has been shown that hydrogen-terminated silicon
re-oxidizes relatively slowly when stored at room temperature
in air [3], the elevated temperatures required for MLD process-
ing carried out in the liquid phase enhances this re-oxidation.
Therefore, precautions are taken to ensure a minimal re-oxida-
tion, i.e., solvents are thoroughly degassed, and processing is
carried out in a N2 environment using a Schlenk line.
XPS analysis of samples immediately after functionalization in-
dicated that surface oxidation had taken place during this
process despite the care taken to avoid oxidation. The
Si 2p peak shown in Figure 6 has a sub-peak at approximately
104 eV, which is a result of the presence of SiO2. The presence
of even this small amount of SiO2 has the ability to inhibit
P diffusion into the Si substrate.
MLD-doped 66 nm SOI was further examined using secondary
ion mass spectrometry (SIMS) to attain a more detailed view of
total dopant distribution in the substrate, which is complementa-
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2110
Figure 7: Secondary ion mass spectrometry analysis of a P-MLD-doped 66 nm silicon on insulator substrate. Blue line: P concentration, red line:
O concentration.
Figure 6: X-ray photoelectron spectroscopy (XPS) study showing that
there is a degree of surface oxidation after functionalization procedure
even when carried out under inert conditions.
ry to previous measurements of active carrier concentrations
through ECV. Data shown in Figure 7 correlates well with Hall
effect and ECV measurements shown previously, with P con-
centration levels of 2 × 1019 cm−3 from 2 nm onwards, this
shows that the majority of dopant atoms from this point are
electrically active. The maximum levels found from SIMS were
in the first 2 nm with values approaching 3 × 1020 cm−3. How-
ever, due to the inaccuracy of SIMS in this region it is difficult
to assess these values. One possible reason for these elevated
values may be dopant trapping by SiO2 during the annealing
process. The surface oxidation found after functionalization
(Figure 6) has the potential to inhibit diffusion into the sub-
strate. Other research groups [7,8,18], working on P diffusion
doping using a variety of techniques have also seen limitations
at 2 × 1019 cm−3.
This was further examined by using longer annealing times of
10 and 100 s. Figure S1 (Supporting Information File 1) shows
that this leads to an increased dose with maximum active carrier
concentration levels remaining at 2 × 1019 cm−3. This leads us
to believe that the presence of SiO2 near the sample surface
may be inhibiting the in-diffusion of the P dopant atoms.
The final noteworthy aspect of this SIMS profile is the peak
seen at the silicon–insulator interface. A spike in P concentra-
tion is seen showing that it may also be trapped at this point in
the substrate. This spike could be explained by the slower diffu-
sion of P in SiO2 compared to Si and a similar feature has been
seen previously after ion implantation of SOI substrates [19]. A
previous work by Mastromatteo et al. [20] examining P implan-
tation of silicon nanocrystals embedded into SiO2 attributed a
similar P peak to interface effects. It is unclear as to whether the
silicon to insulator interface in these SOI substrates will behave
in a manner similar to that of the silicon nanocrystals. In order
to attain a more detailed understanding of this interface peak a
more comprehensive study of this back interface would have to
be undertaken.
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Conclusion
This study has demonstrated the first application of MLD to
SOI substrates. Active carrier concentration levels attained in
these substrates were consistently in the region of
2 × 1019 cm−3. Reducing the SOI dimensions did lead to an
increase in carrier concentration (CC, n) found using Hall effect
measurements. Further reducing the SOI dimensions into the
sub-10 nm region will provide interesting knowledge around the
application of P-MLD to ultra-thin SOI. Surface analysis
showed that MLD processing caused minimal impact on sam-
ple surface quality and previous studies have also demonstrated
the gentle nature of MLD on crystal quality. Dopant trapping at
the Si–SiO2 interface appears to be a significant issue when
applying MLD to SOI substrates. Considerable quantities of
dopant atoms appear to be remaining in the surface region due
to the presence of SiO2, which slows P diffusion. The use of
more advanced techniques such as laser, flash lamp, and micro-
wave annealing may solve this issue and allow for higher carrier
concentration levels approaching the solid-solubility limits to be
achieved in silicon.
Experimental
Substrate preparation
SOI samples were degreased through sonication in acetone for
120 seconds followed by a dip in 2-propanol and drying under a
stream of nitrogen. Samples were then placed in a 2% HF solu-
tion for a period of 10 seconds to provide a hydrogen termi-
nated surface. Following this HF treatment, the Si samples were
dried under a stream of nitrogen and promptly placed under
inert conditions in the Schlenk apparatus to prevent re-oxida-
tion.
Functionalization with ADP
All reaction steps were carried out under inert conditions on a
Schlenk line apparatus. A solution of ADP in mesitylene
(100 µL in 5 mL) was degassed using multiple freeze–pump–
thaw cycles followed by transfer to the reaction flask contain-
ing the hydrogen-terminated silicon sample. This reaction flask
was connected to a condenser that enabled reflux conditions
during the 3 h heating period.
Capping and annealing
A 50 nm SiO2 capping layer was sputtered on all samples prior
to thermal treatments. Rapid thermal annealing was carried out
allowing for temperatures greater than 1000 °C for time periods
of less than 10 s, capable of producing ultra-shallow doping
profiles. Capping layers were removed using a standard
buffered-oxide etch (BOE). Optimal annealing conditions to
provide high dose and active carrier concentrations while
limiting the diffusion and junction depth were examined in
Figure S1 and Figure S2 (Supporting Information File 1), which
lead to the use of a 1050 °C annealing for a time period of 5 s
for all applications to SOI.
Characterisation
Atomic force microscopy was carried out in tapping mode at
room temperature to analyse the surface quality throughout the
MLD process. ECV profiling (CVP21 Profiler) was used to de-
termine the active carrier concentrations in the samples after the
doping process was completed. Ammonium hydrogen difluo-
ride (0.1 M) was chosen as a suitable electrolyte/etchant as it
can remove the native oxide layer without etching into the
underlying substrate under neutral conditions. Controlled-
voltage etching was carried out with step widths of 2–5 nm.
Secondary ion mass spectrometry data was acquired on a Phi
Adept 1010 using a 0.5–1.0 keV Cs+ bombardment with nega-
tive ion detection.
X-ray photoelectron spectroscopy
XPS spectra were acquired on an Oxford Applied Research
Escabase XPS system equipped with a CLASS VM 100 mm
mean radius hemispherical electron energy analyser with a
triple-channel detector arrangement in an analysis chamber with
a base pressure of 5.0 × 10−10 mbar. Survey scans were
acquired between 0 and 1400 eV with a step size of 0.7 eV, a
dwell time of 0.3 s and a pass energy of 50 eV. Core-level scans
were acquired at the applicable binding energy range with a step
size of 0.1 eV, dwell time of 0.1 s and pass energy of 20 eV
averaged over 10 scans. A non-monochromated Al Kα X-ray
source at 200 W power was used for all scans. All spectra were
acquired at a take-off angle of 90° with respect to the analyser
axis and were charge-corrected with respect to the C 1s photo-
electric line by rigidly shifting the binding energy scale to
284.8 eV. Data were processed using CasaXPS software where
a Shirley background correction was employed.
Hall effect measurements
Room temperature Hall effect measurements are performed
using a controllable electromagnet in a LakeShore Model 8404
Hall effect measurement system (HMS) with dc and ac magnet-
ic field capability in the range of ±1.7 T for dc, and of
1.2 T RMS (ac, 50/100 mHz), respectively. The ac magnetic
field mode works in combination with a high-resolution lock-in
amplifier that filters out all dc error components and uses phase
analysis to remove ac error components. As a consequence, the
ac results are generally more accurate that the dc results. Fitted
with a high-resistance unit, the HMS can deal with many mate-
rial systems that have low mobility, high resistivity and low
carrier concentrations. As well as Hall effect measurements, the
HMS also performs checks for ohmic behaviour and four-point
resistivity measurements, and combines all-current/field-
reversal techniques, optimisation methods and averaging
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between all geometries to remove most major error compo-
nents and obtain an accurate Hall voltage assessed against the
signal-to-noise (SNR) accuracy obtained [21]. For all samples
assessed in this work, the coupon size is ca. 1 cm × 1 cm with
four pressure probe metal contacts placed in the corners of the
coupon, thus creating a van der Pauw structure [22]. The Hall
factor (hf) is set to unity and the ac frequency is 100 mHz. We
assume a uniform thickness with a uniform response across the
material thickness. Moreover, the material is assumed to not
have a dominant interlayer to be isolated electrically. If thick-
ness-dependent properties are reported, we assume the thick-
ness reported is correct.
Supporting Information
Comprehensive Hall effect analysis data and ECV of
annealing variation experiments on bulk silicon.
Supporting Information File 1
Additional experimental data.
[https://www.beilstein-journals.org/bjnano/content/
supplementary/2190-4286-9-199-S1.pdf]
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